CLIP-3D: Closed-Loop Evaluation of Performance and Physical Constraints for 3D ICs
3D integration packs more power into a smaller footprint, so a candidate design's actual throughput depends on its layout: which macro sits on which tier, where the hot spot lands, and how cache geometry maps to access cycles. Architectural simulators like gem5 report IPC under idealized timing.