

# Yixun Hong

+86 13586259386 | [foreverhyx2019@gmail.com](mailto:foreverhyx2019@gmail.com) [foreverhyx@zju.edu.cn](mailto:foreverhyx@zju.edu.cn) | [My Github](#) | [My Homepage](#)

## Education

---

- **Zhejiang University** Zhejiang, China  
*B.S. in Information Security* Expected Jun. 2027  
GPA: 4.72/5(92.61/100) [Rank: 2/45](#) [Transcript](#)

## Research Experience

---

- **Hopper microarchitecture benchmark and simulator** Prof. ZhengRong Wang, CUHK  
*Participant* 2025.12 – Present
  - Parallelize GPGPUSim and introduce modern GPU features.
  - Design a series of microbench to learn about unrevealed feature on Hopper
  - MICRO2026 submitted as the 2nd author

## Publications

---

No publication available for now.

## Project Experience

---

- **A pipelined CPU capable of running a basic operating system** Computer System I, II, III  
*Final Presentation Slides* 2024 – 2025
  - A 5-stage pipelined CPU featuring a cache and a MMU that supports the Sv39 virtual memory scheme, equipped with stalling and forwarding to handle hazards and multiple privilege levels, capable of executing the RV64 base instruction along with several extensions.
  - An operating system running on it with fork and virtual memory.

## Competition Experience

---

- **Zhejiang University Supercomputing Team** Zhejiang, China  
*Member* Sep. 2024 – Present
  - **the 2nd Prize, ASC25, Team Member**, RNA-m5C detection workflow optimization [Certificate](#)
  - **the 3rd Prize, Solver Challenge 2025, Team Member**, iterative method optimization
  - **Overall Winner**, IndySCC held by SC25, **Team Member**, SST optimization [Report](#)
  - **Selected to the Final, ASC26, Team leader**, QiboTN and AMSS-NCKU optimization

## TA Experience

---

- **Computer System I**  
*TA* Spring and Summer Semester, 2025
  - This is the first course covering fundamental topics in digital logic and computer organization. The main objective was to design and implement a basic single-cycle CPU from the ground up.
- **Computer System II**  
*TA* Fall and Winter Semester, 2025
  - This is the course which extends into fundamental operating systems concepts. The main objective was to build a 5-stage pipelined CPU, complete with stalling and forwarding, and to develop a minimal OS kernel to run on it.